Gate-first inversion-type InP metal-oxide-semiconductor field-effect transistors with atomic-layer-deposited
We present n-channel enhancement-mode inversion-type indium phosphide ͑InP͒ metal-oxide-semiconductor field-effect transistors with atomic-layer-deposited Al 2 O 3 gate dielectric. It has been found that applying sulfur passivation and postdeposition annealing in the process improves the drive current and subthreshold swing. Transistors on semi-insulating InP substrates show much higher drive current than the ones on p-type InP due to the asymmetric distribution of interface state along the bandgap between InP and Al 2 O 3 . The effects of transient and slow traps on the transistor performance have also been investigated using constant electrical stress measurements and pulse measurements. [10] [11] [12] or with Si passivation layer and HfO 2 dielectrics, 13 or with MBE Ga 2 O 3 ͑Gd 2 O 3 ͒ dielectrics, 14 and InP MOSFETs with ALD Al 2 O 3 dielectrics. 15, 16 GaAs inversion-type MOSFETs usually have problems of low drive current ͓e.g., 162 A / mm ͑Ref 7͒, 400 A / mm ͑Ref 8͒, 500 A / mm ͑Ref. 17͔͒. While InGaAs MOSFETs can provide larger drive current ͓e.g., 400 mA/ mm ͑Ref. 11͒ and 1 A / mm ͑Ref. 12͔͒, they also exhibit relatively high off-current density ͓e.g., 5 ϫ 10 −4 mA/ mm ͑Ref. 11͔͒, small current on-off ratio ͓e.g., Ͻ10
4 ͑Ref. 11͒ 150 ͑Ref. 12͔͒ and large subthreshold swing ͑SS͒ ͓e.g., 240 mV /decade͑Ref. 11͒ and 330 mV/decade͑Ref. 12͔͒. On the other hand, InP inversion type MOSFETs with ALD Al 2 O 3 have showed the capability of high drive current density ͑e.g. 70 mA/ mm for 0.75 m gate length 15 ͒, and much smaller off-current density due to larger bandgap ͑1.34 eV͒ compared to InGaAs ͑0.74 eV for In 0.53 Ga 0.47 As͒. In this paper, we have systematically studied the effects of sulfur ͑S͒ passivation, postdeposition annealing ͑PDA͒, and substrate doping type on device characteristics of inversion-type InP NMOSFETs. The influence of transient and slow charge trapping in the gate stack has also been investigated.
MOSFETs were fabricated on InP ͑100͒ substrate with a ring-type structure.
2 The native oxides were removed with a 1% HF solution, then for some samples, S passivation was performed by dipping in a 20% ͑NH 4 ͒ 2 S x water solution at room temperature for 10 min. 18 After surface treatment, a 10 nm Al 2 O 3 was deposited by ALD with trimethylaluminum and H 2 O as precursors at 250°C. Some samples underwent a PDA at 500°C in N 2 for 5 min. After TaN gate electrode deposition and gate patterning, a Si ion implantation ͑1 ϫ 10 14 / cm 2 at 35 keV͒ was performed for n + source/ drain extension, followed by a high temperature rapid thermal annealing ͑RTA͒ at 750°C for 20 s to activate the implanted dopant in nitrogen ambient. The Ohmic source/ drain contacts were made using the evaporation of AuGe/ Ni/ Au and a conventional lift-off process, followed by RTA at 450°C for 30 s in nitrogen ambient. Table I compares the characteristics of MOSFETs on SI-InP substrates with or without S passivation and PDA by listing the threshold voltage ͑V th ͒, drive current density ͑I d ͒, maximum transconductance ͑g mmax ͒, and ͑SS͒. It has been found that transistors with S passivation show more than two times higher driver current density and much smaller SS. These improvements probably can be attributed to the better thermal stability of the samples with S passivation. 19 PDA at 500°C for 5 min also improves the transistor characteristics by reducing electron traps in the oxide layer during heat treatment. 19 Besides the fabrication process, substrate doping type is another determining factor for device performance. To explain the different I-V characteristics between SIInP and p-InP substrates, we plotted the typical C-V characteristics of TaN / Al 2 O 3 / InP MOSCAPs at different frequencies from 10 kHz to 1 MHz for both n-InP and p-InP substrates in Fig. 2 . One can see that the C-V curve of n-InP substrate shows small frequency dispersion ͑Ͻ5%͒ at the accumulation region. It has a small bump in the depletion region at 10 KHz, which can be explained by slow interface trap levels. 20 The C-V curve of p-InP MOSCAPs has large stretch out. It has been found that the C-V curve at various frequencies of n-type substrate reflects interface state density above the middle gap while for the p-type substrates, the C-V curve reflects interface state density below the middle gap. 21 Above results suggest that the ALD Al 2 O 3 on InP system has asymmetric distribution of interface state along the bandgap, less interface state density above the midgap than below the midgap. This can be the main reason why SI-InP MOSFETs have much higher drive current and transconductance than p-InP.
The effective mobility has been calculated over entire gate voltage range using split C-V method. 1 MHz C-V curve between gate and channel exhibits an equivalent oxide thickness ͑EOT͒ of 4.9 nm and the maximum electron mobility of 410 cm 2 / V s ͑Fig. 3͒ for SI-InP MOSFETs ͑W / L = 400/ 4 m͒. Fig. 3͒ . The V th shift of less than 0.1 V after 1000 s stress is obtained. The drive current shows less than 2% deduction after 1000 s stress, indicating much more stable MOSFETs characteristics than earlier results. 22 To suppress the effect of interface states and bulk traps, and reveal more intrinsic device characteristics, the pulsed I d -V g under the 50 KHz gate pulse is compared to the dc measurement results for SI-InP MOSFETs ͑W / L = 400/ 4 m͒ in Fig. 5 . The inset shows the circuit configuration for pulse measurement. The V d of the MOSFETs for both dc and pulse measurement was normalized to 0.1 V. In dc measurement, the gate stack traps more electrons at the interface or in the gate stack, degrading the electron mobility and drive current. The dc measurement shows peak transcon- 
